

15.6" Grant 1.0 / 17.3" Bogart 1.0

Intel Huron River Sandy Bridge 32nm SV PGA988B i3, i5 DC 35W/ i7 QC 45W

15.6",17.3" GDDR5 x 4(1GB), Seymour XT M2(29x29) 15W Muxless Hybrid Switchable
 15.6",17.3" GDDR5 x8(1GB,2GB), Whistler XT M2(29x29) 35W Muxless Hybrid Switchable

POWER

Adapter-in Jack w/Smart pin DC in Conn
 Battery Conn
 CHARGER: +VCHGR 40

3.3VSTBY / 5VSTBY 41

DDR3: 1.5V / 0.75VS_DDR_VTT
 DDR_VTTR 46

CPU CORE
 45W/35W : CPU_CORE 42, 43

CPU PLL : 1.8VS LDO 47

1.1V LDO : USB3.0 37

UMA in CPU: VGFX_CORE 43

CPU IO: 1.05VS_VCCIO 44
 == PCH CORE: 1.05VS

CPU IO(0.9V~0.8V): VCCSA 45

POWER GOOD 38

RUN POWER /SUS POWER 39

POWER GOOD 39

5VSTBY ----> 5VS 39

1.5V ----> 1.5VS == 1.5VS_CPUVDDQ39

3.3VSTBY----> 3.3VS 39

3.3VSTBY----> 3.3VSTBY_PCH 39

3.3VSTBY----> 3.3V_LAN 39

POWER of Discrete VGA

VGA_CORE 57
 35W /25W / 15W: VGA_CORE

LDO: VGA_1.0VS 56


LDO: VGA_1.8VS 56

3.3VS == VGA_3.3VS 56

1.5V ----> VGA_1.5VS 56

BACO 56

DGPU_PWROK 56
 DGPU_PERST#



FLEX Computing
 Project Name: H710D11
 Title: B
 Size: Document Number: HPMH-40GAB6
 Date: Monday, November 08, 2010

起點主板維修網
 www.qdzbxw.com

Layout

DMI
 Differential 85ohm (single 50)
 n,p mismatch <5mils
 maximum mis-match between inter-pairs :
 7000 mils (177.8 mm)
 Max: [2000 to 8000 mils, 3vias]
 436735 Huron River Design Guide 1.0

Layout

FDI
 Differential 85ohm (single 50)
 n,p mismatch <5mils
 pair to pair mismatch < 7 inches
 Max:
 3vias : 2000 to 8000 mils
 4vias : 2000 to 6500 mils
 436735 Huron River Design Guide 1.0

Note:
 FDI (Flexible Display Interface):
 Carries display traffic
 from the integrated graphics controller
 to the legacy display connectors in the PCH.

Layout

DP_ICOMPO :
 Trace Width : 12 mils (0.305 mm)
 To other Signals : 15 mils (0.381 mm)
 Routing Length :500 mils (12.7 mm)

DP_COMPIO :
 PEG_RCOMPO
 Trace Width : 4 mils (0.102 mm)
 To other Signals : 15 mils (0.381 mm)
 Routing Length : 500 mils (12.7 mm)








436735 Huron River Design Guide 1.0

Layout



eDP
 Differential 85ohm (single 50)
 n,p mismatch <5mils
 pair to pair mismatch < 7 inches
 Max:
 2vias : 2000 - 8000 mils
 4vias : 2000 - 8000 mils
 436735 Huron River Design Guide 1.0

Layout(Switchable Graphics Topology)









eDP
 Differential 85ohm (single 50)
 n,p mismatch <5mils
 pair to pair mismatch < 7 inches
 Max:
 4vias : 2000 - 5000 mils
 436735 Huron River Design Guide 1.0



Sandy Bridge_FOXCNN_P298927-3641-41F



PCI EXPRESS* - GRAPHICS



Layout
 PEG_ICOMPO :
 Trace Width : 12 mils (0.305 mm)
 To other Signals : 15 mils (0.381 mm)
 Routing Length :500 mils (12.7 mm)

PEG_ICOMPI :
 PEG_RCOMPO
 Trace Width : 4 mils (0.102 mm)
 To other Signals : 15 mils (0.381 mm)
 Routing Length : 500 mils (12.7 mm)

436735 Huron River Design Guide 1.0

Layout
 Intel PEG
 Differential 80ohm(single 48ohm)



The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

HPMH-11-0010000110G	IC CPU SNB 1G8 Q15M D0 rPGA988B
HPMH-11-0010000111G	IC CPU SNB 2G Q15C D0 rPGA988B
HPMH-11-0010000112G	IC CPU SNB 2G2 Q154 D0 rPGA988B
HPMH-11-0010000113G	IC CPU SNB 2G5 Q17N J0 rPGA988B
HPMH-11-0010000114G	IC CPU SNB 2G6 Q16P J0 rPGA988B
HPMH-11-0010000115G	IC CPU SNB 2G7 Q16M J0 rPGA988B
HPMH-11-0010000116G	IC CPU SNB 2G5 Q17N J0 rPGA988B
HPMH-11-0010000117G	IC CPU SNB 2G2 Q1CL D1 rPGA988B
HPMH-11-0010000118G	IC CPU SNB 2G3 Q1CG D1 rPGA988B
HPMH-11-0010000119G	IC CPU SNB 2G Q1CN D1 rPGA988B
HPMH-11-0010000120G	IC CPU SNB 2G Q1NS D2 rPGA988B
HPMH-11-0010000121G	IC CPU SNB 2G2 Q1NN D2 rPGA988B
HPMH-11-0010000122G	IC CPU SNB 2G3 Q1NC D2 rPGA988B
HPMH-11-0010000123G	IC CPU SNB 2G1 Q1SP J1 rPGA988B
HPMH-11-0010000124G	IC CPU SNB 2G3 Q1SD J1 rPGA988B
HPMH-11-0010000125G	IC CPU SNB 2G5 Q1RX J1 rPGA988B
HPMH-11-0010000126G	IC CPU SNB 2G6 Q186 J1 rPGA988B
HPMH-11-0010000127G	IC CPU SNB 2G7 Q182 J1 rPGA988B
HPMH-11-0010000128G	IC CPU SNB 2G SR02Y D2 rPGA988B
HPMH-11-0010000129G	IC CPU SNB 2G2 SR014 D2 rPGA988B
HPMH-11-0010000130G	IC CPU SNB 2G3 SR012 D2 rPGA988B

FLEX Computing


Project Name : H710DI1
 Size : Document Number : HPMH-40GAB
 Date : Monday, November 08,

起點主板維修網
 www.qdzbw.com



FLEX Computing			
Project Name : H710DI1		Title : CPU_2/7_CLK_MISC_THERM	
Size :	Document Number : HPMH-40GAB6600-B130	Rev :	B
Date : Monday, November 08, 2010	Sheet :	3	of 63

CN_CPU01C




DDR SYSTEM MEMORY A




Sandy Bridge_FOXCONN_PZ98927-3641-41F

CN_CPU01D



DDR SYSTEM MEMORY B



Sandy Bridge_FOXCONN_PZ98927-3641-41F


FLEX Computing

Project Name : H710DI1 Title : CPU_3/7_DDR3

Size : Document Number : HPMH-40GAB6600-B130 Rev : B

Date: Monday, November 08, 2010 Sheet : 4 of 63







Pulled up on motherboard to 3.3 V.
 Also routed to CPU through a 0 series resistor.

VCCIO_SEL On CRB
 H_SNB_IVB#_PWRCTRL = low, 1.0V
 H_SNB_IVB#_PWRCTRL = high/NC, 1.05V

Voltage selection for VCCIO: For Huron River platforms, this pin must be pulled high on the motherboard




CFG Straps for PROCESSOR



FLEX Computing		
Project Name : H710DI1	Title : CPU_4/7_RSVD_CFG	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet : 5	of 63

起點主板維修網
 www.qdzbwx.com



CPU CORE

CN CPU801F

POWER



PEG AND DDR

CORE SUPPLY

SVID


SENSE LINES

AG35	VCC1
AG34	VCC2
AG33	VCC3
AG32	VCC4
AG31	VCC5
AG30	VCC6
AG29	VCC7
AG28	VCC8
AG27	VCC9
AG26	VCC10
AF35	VCC11
AF34	VCC12
AF33	VCC13
AF32	VCC14
AF31	VCC15
AF30	VCC16
AF29	VCC17
AF28	VCC18
AF27	VCC19
AF26	VCC20
AD35	VCC21
AD34	VCC22
AD33	VCC23
AD32	VCC24
AD31	VCC25
AD30	VCC26
AD29	VCC27
AD28	VCC28
AD27	VCC29
AD26	VCC30
AC35	VCC31
AC34	VCC32
AC33	VCC33
AC32	VCC34
AC31	VCC35
AC30	VCC36
AC29	VCC37
AC28	VCC38
AC27	VCC39
AC26	VCC40
AA35	VCC41
AA34	VCC42
AA33	VCC43
AA32	VCC44
AA31	VCC45
AA30	VCC46
AA29	VCC47
AA28	VCC48
AA27	VCC49
AA26	VCC50
Y35	VCC51
Y34	VCC52
Y33	VCC53
Y32	VCC54
Y31	VCC55
Y30	VCC56
Y29	VCC57
Y28	VCC58
Y27	VCC59
Y26	VCC60
V35	VCC61
V34	VCC62
V33	VCC63
V32	VCC64
V31	VCC65
V30	VCC66
V29	VCC67
V28	VCC68
V27	VCC69
V26	VCC70
U35	VCC71
U34	VCC72
U33	VCC73
U32	VCC74
U31	VCC75
U30	VCC76
U29	VCC77
U28	VCC78
U27	VCC79
U26	VCC80
R35	VCC81
R34	VCC82
R33	VCC83
R32	VCC84
R31	VCC85
R30	VCC86
R29	VCC87
R28	VCC88
R27	VCC89
R26	VCC90
P35	VCC91
P34	VCC92
P33	VCC93
P32	VCC94
P31	VCC95
P30	VCC96
P29	VCC97
P28	VCC98
P27	VCC99
P26	VCC100






Layout Note:
Alert#(AJ29) signal must be routed between the Clock and Data lines to reduce the cross talk between them. Spacing recommendations from the "Asynchronous Signal General Routing Guideline" of the Huron River PDG have to be met.

POWER




ON CPU801G

AT24	VAXG1	SENSE LINES
AT23	VAXG2	
AT21	VAXG3	
AT20	VAXG4	
AT18	VAXG5	
AT17	VAXG6	
AR24	VAXG7	
AR23	VAXG8	
AR21	VAXG9	
AR20	VAXG10	
AR18	VAXG11	
AR17	VAXG12	
AP24	VAXG13	
AP23	VAXG14	
AP21	VAXG15	
AP20	VAXG16	
AP18	VAXG17	
AP17	VAXG18	
AN24	VAXG19	
AN23	VAXG20	
AN21	VAXG21	
AN20	VAXG22	
AN18	VAXG23	
AN17	VAXG24	
AM24	VAXG25	
AM23	VAXG26	
AM21	VAXG27	
AM20	VAXG28	
AM18	VAXG29	
AM17	VAXG30	
AL24	VAXG31	
AL23	VAXG32	
AL22	VAXG33	
AL20	VAXG34	
AL18	VAXG35	
AL17	VAXG36	
AK24	VAXG37	
AK23	VAXG38	
AK21	VAXG39	
AK20	VAXG40	
AK18	VAXG41	
AK17	VAXG42	
AJ24	VAXG43	
AJ23	VAXG44	
AJ21	VAXG45	
AJ20	VAXG46	
AJ18	VAXG47	
AJ17	VAXG48	
AH24	VAXG49	
AH23	VAXG50	
AH21	VAXG51	
AH20	VAXG52	
AH18	VAXG53	
AH17	VAXG54	




VCCSA_SEL Voltage Selection Table

VID[0] Pin C22	VID[1] Pin C24	VCCSA Vout	2011 processor	2012 processor
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes



Layout
Four 0402 0.1uF stitching capacitors added between +V1.5_DIMM & +V1.5S_CPU_VDDQ S3PowerReduction checklist




1. MB Bottom Socket Cavity 10uFX2
2. MB Bottom Socket Edge 10uFX1
3. VCCSA at processor

FLEX Computing

Project Name : H710D11 Title : CPU_6/7_VGFX_VDDR3


Size : Document Number : HPMH-40GAB6600-B130 Rev : B

Date : Monday, November 08, 2010 Sheet : 7 of 63



CN CPU8011

Sandy Bridge_FOXCONN_P298927-3641-41F





CN CPU801H

Sandy Bridge_FOXCONN_P298927-3641-41F


FLEX Computing		
Project Name : H710DI1	Title : CPU_7/7_VSS	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 8 of 63	




Channel-A




Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly, The decoupling ability can not share to 2 DIMMs. JasonW20100206



Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM and close to VDD Pin.




Note:
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

FLEX Computing

Project Name: H710DI1		Title: DDR3_SO-DIMM1 CHA(9H2)
Size:	Document Number: HPMH-40GAB6600-B130	Rev: B
Date: Monday, November 08, 2010	Sheet: 9 of 63	

Channel-B




DDR3 RVS 5.2H_DDR3R-20410-TP5B
CONN DDR3 RVS DDR3R-20410-TP5B 204P 5.2H



SO-DIMM Address			
SA0_DIM0 = 0, SA1_DIM0 = 0	SPD	0xA0	
	TS	0x30	
SA0_DIM1 = 0, SA1_DIM1 = 1	SPD	0xA4	
	TS	0x34	

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

7/26 Matutina Modify



Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM and close to VDD Pin .






Layout
Place these caps close to Pin203 and 204.

Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206

FLEX Computing

Project Name : H710DI1	Title : DDR3_SO-DIMM2 CHB(5H2)
Size :	Document Number : HPMH-40GAB6600-B130
Date : Monday, November 08, 2010	Rev : B
	Sheet : 10 of 63

Debug Port



FLEX Computing


Project Name : H710DI1		Title : XDP(PROCESSOR / PCH)	
Size :	Document Number : HPMH-40GAB6600-B130		
Date: Monday, November 08, 2010			

起點主板維修網
www.qdzbwx.com



Internal Pull-Up and Pull-Down

	Mark
Pull-Up	P+
Pull-Down	P-



COUGARPOINT (HDA,JTAG,SPI,SATA)



STRAP and Audio






STRAP



CougarPoint_Rev_1p0

HPMH-10-0010000113G	IC Cougar Point PCH QNDL FCBGA989(MH65)B1
HPMH-10-0010000115G	IC Cougar Point PCH QNJG FCBGA989(HM67)B2
HPMH-10-0010000116G	IC Cougar Point PCH QNJH FCBGA989(HM65)B2
HPMH-10-0010000117G	IC Cougar Point PCH SLH9D FCBGA989(HM65)B2

32Mbit (4M Byte) SPI



FLEX Computing

Project Name: H710D11
File: PCH_1/10_LPC_RTC_HDA_SATA



Size: Document Number: HPMH-40GAB6600-B130
Date: Monday, November 08, 2010

Rev: B
Sheet: 12 of 63

COUGARPOINT (PCI-E,SMBUS,CLK)


U811B

PCI-E 2.0 x1	Usage
Lane 1	LAN
Lane 2	WLAN
Lane 3	Card Reader
Lane 4	USB3.0
Lane 5	Card Reader
Lane 6	USB3.0
Lane 7	USB3.0
Lane 8	USB3.0




Controller Link

CLOCKS



1. External clock present: 10k unstuffed
 2. External clock no present: 10k stuffed



FLEX Computing

Project Name: H710D11






Size: Document Number: HPM

Date: Monday, November


起點主板維修網
 www.qdzbxw.com

COUGARPOINT (DMI,FDI,GPIO)

UB11C



support Deep sleep: 0 ohm unstuff
No Deep sleep: 0 ohm stuff






The BATLOW# input can inhibit waking from S3, S4, and S5 states if there is not sufficient power if use connect from EC

FLEX Computing

Project Name:	H710D1	Title:	PCH_3/10_DMI_FDI_SPM
Size:	Document Number:	HPMH-40GAB6600-B130	Rev: B
Date:	Monday, November 08, 2010	Sheet:	14 of 63

COUGARPOINT (LVDS,DDI)



FLEX Computing


Project Name : H710D11 Title : PCH-4110 CRT LVDS DDI

Size : Document Number : HPMH-40GAB

Date: Monday, November 08, 2010



起點主板維修網
www.qdzbxw.com

COUGARPOINT (PCI,USB,NVRAM)




DB-USB Port 0	OC0
DB-USB Port 1	
MB-USB Port 2	OC1
MB-USB Port 3	
USB-WLAN Port 4	
USB-BT Port 5	
USB-FT Port 8	
USB-WEBCAM Port 9	
USB-TOUCH SCREEN PORT 10	
*USB-Port1 and port9 for BIOS debug tool	



- 14 USB ports are not available on all Standard SKU's.
- SFF USB ports are only 12 port




COUGARPOINT (GPIO,VSS_NCTF,RSVD)





GPI048 SV_SET_UP 0ohm NA High = Strong (Default) 0ohm Mounted Low = Weak



PWA rev	GPI13(RJ807)	GPI57(RJ6)
SI	0	0
PV	0	1
MV	1	0
Reserved	1	1




DC or QC HM65 or HM67	GPI12(RJ809) Bit 1	GPI52(RJ808) Bit 0
DC CPU(35W) HM65 PCH	0	0
DC CPU(35W) HM67 PCH	0	1
QC CPU(45W) HM67 PCH	1	0
QC CPU(45W) HM67 PCH	1	1



This signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts.

platform ID



RJ806	RJ803	RJ804	RJ7	platform ID	SI	PV
0(B)	0(B)	0(B)	0(B)	Grant 1.0 SG w/ AMD Seymour & Intel Graphic (Beats)	0x1656	
0(B)	0(B)	0(B)	1(A)	Grant 1.0 SG w/ AMD Whistler & Intel Graphic (Beats)	0x1657	SKU4
0(B)	0(B)	1(A)	0(B)	Grant 1.0 UMA (Beats)	0x1658	SKU2
0(B)	0(B)	1(A)	1(A)	Grant 1.0 SG w/ AMD Seymour & Intel Graphic (non Beats/Dolby)	0x3581	SKU3
0(B)	1(A)	0(B)	0(B)	Grant 1.0 SG w/ AMD Whistler & Intel Graphic (non Beats/Dolby)	0x3582	
0(B)	1(A)	0(B)	1(A)	Grant 1.0 UMA (non Beats/Dolby)	0x3583	SKU1
0(B)	1(A)	1(A)	0(B)	Bogart 1.0 SG w/ AMD Seymour & Intel Graphic+Subwoofer(Beats)	0x1659	SKU5,6
0(B)	1(A)	1(A)	1(A)	Bogart 1.0 SG w/ AMD Whistler & Intel Graphic+Subwoofer(Beats)	0x165A	SKU7,8

FLEX Computing


Project Name: H710D11 Title: PCH_6/10_CPU_GPIO_VSS_RSVD

Size: Document Number: HPMH-40GAB6600-B130 Rev: B

Date: Mon



起點主板維修網
www.qdzbwx.com

COUGARPOINT (POWER)






FLEX Computing	
Project Name : H710D11	Title : PCH_7/10_POWER 1
Size :	Document Number : HPMH-40GAB6600-B130
Date: Monday, November 08, 2010	Rev : B
	Sheet : 18 of 63




COUGARPOINT (POWER)





1mA
5VSTBY has off during S4/S5 battery mode.



check power plane whether support M3



Ensure independent power routing for SSC and DIFFCLKN




FLEX Computing

Project Name:	H710D11
Size:	Document Number: HPMH
Date:	Monday, November

起點主板維修網
www.qdzbxw.com


COUGARPOINT (GND)

U811I



CougarPoint_Rev_1p0

U811H



CougarPoint_Rev_1p0

FLEX Computing

Project Name: H710D11 Title: PCH_9/


Size: Document Number: HPMH-40GAB6600-B13

Date: Monday, November 08, 2010

起點主板維修網

www.qdzbwx.com

Signal	Usage	When Sampled	Internal PULL	Comment
SPKR	No Reboot	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: If the signal is sampled high, this indicates that the system is strapped to the No Reboot mode L: Cougar Point will disable the TCO Timer system reboot feature (Chipset Config Registers: Offset {341h:Bit 5}). Default
INIT3_3V#	Reserved	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	This signal should not be pulled low
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Top Block Swap Mode disabled Default L: If the signal is sampled low, this indicates that the system is strapped to the Top Block swap mode
INTVRMEN	Integrated 1.05V VRM Enable / Disable	Always	NA	H: Integrated 1.05V VRMs enabled Default This signal should always be External pulled high L: Integrated 1.05V VRMs disabled
GNT1#/GPIO51/ GPIO151/	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	GNT1# SATA1GP Boot BIOS Location 0 0 LPC 0 1 Reserved 1 0 PCI 1 1 SPI Default
SATA1GP/ GPIO19	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	
GNT2#/GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Should not be pulled low for desktop and mobile Default ESI compatible mode is for server platforms only. L: Configures DMI for ESI compatible operation
HDA_SDO	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of RSMRST#	Internal PD	H: If sampled high, the Flash Descriptor Security will be overridden. L: If strap is sampled low, (Default) the security measures defined in the Flash Descriptor will be in effect. This signal should not be pulled high
DF_TV5	DMI and FDI Tx/ Rx Termination Voltage	Rising edge of PWROK	Internal PD	The internal pull-down is disabled after PLTRST# deasserts
GPIO28	On-Die PLL Voltage Regulator	Rising edge of RSMRST# pin	Internal PU	H: The On-Die PLL voltage regulator is enabled when sampled high Default L: When sampled low the On-Die PLL Voltage Regulator is disabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	Internal PD	H: On-Die PLL VR is supplied by 1.5 V Default L: On-Die PLL VR is supplied by 1.8 V
GPIO15	TLS Confidentiality	Rising edge of RSMRST# pin	Internal PD The weak internal pull-down is disabled after RSMRST# deasserts	H: Intel ME Crypto TLS cipher suite with confidentiality Default L: Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
L_DDC_DATA	LVDS Detected	Rising edge of PWROK	Internal PD The internal pull-down is disabled after PLTRST# deasserts.	H:LVDS is detected Default L:LVDS is not detected
SDVO_CTRLDATA	Port B Detected	Rising Edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H:Port B is detected L:Port B is not detected Default
DDPC_CTRLDATA	Port C Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port C is detected L: Port C is not detected Default
DDPD_CTRLDATA	Port D Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port D is detected L: Port D is not detected Default
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	Always	NA	If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
SATA2GP/ GPIO36	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: NOTE: This signal should not be pulled high when strap is sampled.
GPIO8	Reserved	Rising edge of RSMRST#	Internal PU (Pull-up is disabled after RSMRST# is deasserted.)	NOTE: This signal should not be pulled low



NO REBOOT	
NA	Low=Disable(Default)
MOUNTED	High=Enable

A16 swap override Strap	
STP_A16OVR	Low = A16 swap override High = Default

INTVRMEN- Integrated SUS 1.05V VRM Enable

Flash Descriptor Security Override	
PCH_HDA_SDO	NA Low=Disable(Default) MOUNTED High=Enable

DMI & FDI Termination Voltage	
DF_TV5	Set to Vss when LOW Set to Vcc when HIGH

PLL ON DIE VR ENABLE	
PLL_ODVR_EN	ENABLE- UNSTUFF DISABLE-STUFF

HR only support 1.5 V HDA_SYNC need PU to HDA SUS rail through 1k ohm for 451710_451710 SPKC

DSWODVREN - On Die DSW VR Enable	
Pull High	Enable (Default)
Pull Down	Disable

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT


GPIO8	Integrated Clock Chip Enable
High	: Disable
Low	: Enable(default)

FLEX Computing


Project Name:	H710D11
Size:	Document Number: HPM
Date:	Monday, November

起點主板維修網
www.qdzbwx.com

D-Sub




5V/1.1A





ESD rating printing : 1.1A/5V


Check with Connector spec



For DGPU debug






For DGPU debug



FLEX Computing

Project Name : H710D11		Title : CRT CONN	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date : Monday, November 08, 2010	Sheet : 22 of 63		







1. Check pin definition of eDP panel spec.
2. Confirm connector PN

HDMI



CLOSE to CN_HDMI1

HPMH-32-400000104G



Intel Huron River: 680 ohm
AMD Danube: 715 ohm
AMD Sabine: 715 ohm



HDMI



HDMI test
 C1 - Cp=45pf
 C2 - Cp=46pf (spec<50pf)



FLEX Computing


Project Name: H710D1 Title: HDMI CONN

Size: Custom Document Number: HPMH-40GAB6600-B130 Rev: B

Date: Monday, November 08, 2010 Sheet: 24 of 63

HDD


Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist



2nd HDD


FOR 17" MB USE WTB CONNECTOR

CONN SPEC: 0.3A/PIN



Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

ODD




Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

Change to Cable type Conn

ODD Zero Power

Check if meet max current!!




G-Sensor


G-SENSOR

ST HP3DC

3.3VS
ADDR: 0011000x(30h) - SDO PD
ADDR: 0011010x(32h) - SDO NC
SINK: ??mA@VoL=0.33V(MAX)



KB Backlit




FLEX Computing


Project Name: H710D11
Size: Document Number: HPMH-38-0X
Date: Monday, November

起點主板維修網
www.qdzbwx.com

Web CAM





Blue Tooth



TouchScreen (Module CONN)



Touch Screen power is 5V type

Peak 200mW 40mA




15.6" MOUNT
17.3" NA

Finger Print




Touch Pad(Pick Button)

RESERVED FOR BEAD FROM MANCHESTER



LID




FLEX Computing


Project Name : H710D11	
Size :	Document Number : HPMH-4
Date : Monday, November	

起點主板維修網
www.qdzbwx.com



PWRBTN BOARD





connector on Mother Board for Power Button/LED/LID Daughter board



USB BOARD





Mini-PCIE - WLAN (Half size)




HP 2011 WLAN SPEC
 -Connect pins 42, 44, 46 together on system board
 -Provide pull-up resistor for the card open-drain outputs


HP 2011 WLAN SPEC 2nd RF ON/OFF Pin
 Primary path is to implement it on pin 51, but 0 Ohm strap to pin 19 required for Intel Rainbow Peak ES2 cards use (QS will transition to pin 51).



**Thermal Sensor
(REMOTE : DGPU)
(LOCAL : CPU)**




Place between CPU and VGA



THERMAL IC FOR CPU or DGPU

WINBOND	W83L771AWG	ODMH-15-00G0000017G 1001100x(98h)
ON SEMI	ADT7421ARMZ-REEL	???
GMT	G780P81U	???


FAN CONN








FLEX Computing

Project Name : H710D11		Title : THERM_IC_FAN	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date: Monday, November 08, 2010		Sheet : 28 of 63	

KBC ITE8518



Keyboard Connector



FLEX Computing

Project Name: H710D1

Size: Document Number: HPMH-4


Date: Monday, November

起點主板維修網


www.qdzbwx.com

Card Reader

Layout note : all resistor & capacitor close to Chip pin & Connector pin




FOR 17" MB USE WTB CONNECTOR



FOR 15" MB ALL COMPONENT : NA
FOR 17" MB ALL COMPONENT : MOUNT

FOR 15" MB USE CardReader CONNECTOR



FOR 15" MB ALL COMPONENT : MOUNT
FOR 17" MB ALL COMPONENT : NA

FLEX Computing

Project Name : H710DI1 Title : Card R

Size : Document Number : HPMH-40GAB660

Date : Monday, November 08, 2010

起點主板維修網
www.qdzbwx.com


Gbit LAN Controller

Mini-spec requirements:
 10/100/1000 :
 - Link :White
 - Activity :Amber/Yellow

RTL8111E

LED51-0	00	01	10	11
LED0	ACT ALL	LINK ALL	LINK10	LINK10
	/ACT ALL	/ACT ALL	/ACT100	/ACT100
LED1	LINK100	LINK100	LINK100	LINK100
				/ACT100
LED3	LINK1000	LINK1000	LINK1000	LINK1000
				/ACT1000

LED51-0s initial value comes from the EEPROM
 If there is no EEPROM, the default value is 11




TRANSFORMER



2009.09.22 ref. "RTL8102E_8111D 48PIN demo_board v200_2008.04.30"

Transformer :
 Gbit P/N: 32-100079-000G(GST5009)
 10/100 P/N: 32-000000009G (TST1284)

Layout near RJ45 Connector



RJ45 Cable Connector



SVTP_v4.03
 2.6 - Ethernet Checklist - Rev C.xls

- Ch.3.1.4.4
 Some older cheap RJ-45 only populate pins 1,2,3,6, 10/100 requires the other 4 pins for grounding. Gigabit Ethernet requires all 8 pins for data signals.
- Ch.3.1.4.13
 Resistance from RJ-45 shell to any other chassis ground point (ohms) less than 1 ohm

- Ch.3.1.4.14 & Ch.3.1.4.15
 Protection against non-standard power-over-Ethernet (PoE) : Resistance between pins 1,3 (TXD0P, TXD1P) and pins 4,7 (TXD2P, TXD3P) of the RJ-45 greater than 58K ohms.

FLEX Computing

Project Name :	H710D1
Size :	Document Number :
C	HPMH-4
Date :	Monday, November

起點主板維修網
 www.qdzbwx.com

5

4

3

2

1

D

D

C

C

B

B

A

A

FLEX Computing

Project Name :
H710DI1

Title :
RESERVE




Size :

Document Number :
HPMH-40GAB6600-B130

Date: Monday, November 08, 2010

起點主板維修網
www.qdzbwx.com

Audio CODEC



FLEX Computing

Project Name: H710D11

Size: Document Number: HPMH-15-00A0000022G


Date: Monday, November 11, 2014

起點主板維修網
www.qdzbwx.com

C9722 and C9725 GND near by CODEC


HPF=275Hz GAIN=16dB

Front Speaker AMP



Headphone AMP

C11001 and C11002 AGND near by CODEC




FLEX Computing

Project Name : H710D11		Title : Audio 2/3 SPK AMP	
Size :	Document Number :	Rev :	
	HPMH-40GAB6600-B130	B	
Date : Monday, November 08, 2010	Sheet :	34	of 6


起點主板維修網
www.qdzbwx.com

If without supply Woofer all page NA



G1=0 G0=0 GAIN=20dB
 G1=0 G0=1 GAIN=26dB
 G1=1 G0=0 GAIN=32dB
 G1=1 G0=1 GAIN=36dB

Kevin modify-0909













NA
 Always NA

FLEX Computing

Project Name: H710DI1	Title: Audio 3/3 WOOFER AMP
Size:	Document Number: HPMH-40GAB6600-B130
Date: Monday, November 08, 2010	Rev: B
Sheet: 35	of 63





起點主板維修網
 www.qdzbwx.com

USB3.0 NEC uDP720200





uDP720200A

HPMH-10-00C0000024G
IC uDP720200A1 USB3.0 FBGA-176
NEC_uDP720200A




FLEX Computing


Project Name: H7
Size:
Date: M
起點主板維修網
www.qdzbwx.com




USB3.0 3.3V




USB3.0 1.05V_USB






**USB 2.0 Mount
USB 3.0 NA**




USB POWER SW






FLEX Computing	
Project Name : H710D11	Title : POWER
Size : Custom	Document Number : HPMH-40GAB6
Date: Monday, November 08, 2010	


起點主板維修網
www.qdzbxw.com



TDC : ? A




TDC : 0.3 A



TDC : ? A


check ID

ME4626 :
 Vgs(th) : 3V(max)
 Rds(on) : 3.2m@Vgs = 10V (Max)
 Rds(on) : 4.9m@Vgs = 4.5V (Max)
 Id : 23A



TDC : 0.6 A

7/26 Matutina Modify




TDC : 5 A

3.3V

ME2306D:
 Vgs(th) : 1.0V(min),3.0V(max)
 Rds(on) : 31m@Vgs = 10V(MAX)
 Rds(on) : 52m@Vgs = 4.5V(MAX)
 Id : 3.9A(Max)

ME4894-G:
 Vgs(th) : 1.0V(min),3.0V(max)
 Rds(on) : 11.7m@Vgs = 10V (MAX)
 Rds(on) : 18.2m@Vgs = 4.5V(MAX)
 Id : 11.5A(Max)

ME2301A:
 Vgs(th) : -0.9V(max)
 Rds(on) : 75m@Vgs = -4.5V(MAX)
 Id : -2.8A(Max)




500mW / 3.3V

20100921



FLEX Computing	
Project Name : H710D11	Title : RUN_PW
Size : Custom	Document Number : HPMH-40GAB600-B
Date : Monday, November 08, 2010	

起點主板維修網
 www.qdzbxw.com


Charger




雙色燈



Adapter rating (W)	AD_TYPE (V)
65W/RID=383Kohm	0.484V
90W/RID=294Kohm	0.621V
120W/RID=221Kohm	0.809V



AirLine Combo	AC available	Charge
2.032V > ADAPIN_SEL > 1.542V	V	X
ADAPIN_SEL > 2.032V	V	V
1.542V > ADAPIN_SEL	X	X



Adapter Voltage=18.5V
ACIN > 2.4V (Adapter Exist)
ACIN < 2.4V (Adapter non-Exist)

(14,29) ADAPIN# <<<
(29) KBC_BATDAT <<<
(29) KBC_BATCLK <<<
(29) OVERPWR# <<<

close to EC

Set low power mode point

Charge current = 4A

FLEX Computing

Project Name : H710DI
Size : Document Number : HPMH-4
Date : Monday, November

起點主板維修網
www.qdzbxw.com

5V / 3.3VSTBY

Freq=300KHz
TDC = 7 A
OCP = 10 A

* Options 1.
5VSTBY


* Options 2.

* Options 3.
(38) 3V_5V_PWRGD

Table 3. Enabling State

EN0	ENTRIP1	ENTRIP2	VREF	VREG5	VREG3	CH1	CH2	VCLK
GND	Don't Care	Don't Care	Off	Off	Off	Off	Off	Off
R to GND	Off	Off	On	On	On	On	On	Off
R to GND	Off	Off	On	On	On	On	On	Off
R to GND	Off	On	On	On	On	Off	On	Off
R to GND	On	On	On	On	On	On	On	Off
Open	Off	Off	On	On	On	Off	Off	Off
Open	On	Off	On	On	On	On	On	Off
Open	Off	On	On	On	On	Off	On	Off
Open	On	On	On	On	On	On	On	Off

PU3-m1
For layout request, no connect anything.




INTEL HR / AMD DANUBE
Options 1 - 5VSTBY / 5V
Options 2 - 5VALW_ON / SUS_ON
Options 3 - 3V_5V_PWRGD / 3.3V_5V_PWRGD
Options 4 - 15V_ALW / 15VSTBY
Options 5 - 5VSTBY / 5V

$$V_o = (1+R1/R2) * 2 = (1+13/20) * 2 = 3.3V$$

$$V_o = (1+R1/R2) * 2 = (1+32.4K/21K) * 2 = 5.08V$$

VREG5 : 5V -> 365KHz, 3.3V -> 460KHz
VREG3 : 5V -> 300KHz, 3.3V -> 375KHz

For PCB Acoustic Noise




FLEX Computing




Project Name: H710D11 Title: 5VSTBY_3VSTBY(TPSS1)

Size: Document Number: HPMH-40GAB6600-B130

Date: Monday, November 08, 2010 Sheet: 41


起點主板維修網
www.qdzbwx.com





Vcore setting Table

	45W	35W	
Reference	SV-QC	SV-DC	For 35W component PN
PU15	NCP5911	NA	
PR153	0_0603_5%	NA	
PC153	0.22UF_25V_0603	NA	
PR159	49.9_0402_1%	NA	
PC163	2.2UF_6.3V_0603	NA	
PQ820	FDMS7692	NA	
PQ819	FDMS0308S	NA	
PL808	0.36uH	NA	
PR874	73.2K_0402_1%	41.2K_0402_1%	HPMH-30-141221-990G
PR861	24K_0402_1%	24.9K_0402_1%	HPMH-30-124921-990G
PR867	21K_0402_1%	12.4K_0402_1%	HPMH-30-112421-990G



1.05VS_VCCIO
1.05VS

(38,45) 1.05VS_PWRGD

(3,46) 1.05V_VCCIO_EN

$$I_{ocp} = ((PR4551 * 10) / 8 * R_{ds(on)}) + I_{o(max)} / 6 = 18.4A$$

Freq=430KHz

RF pull down to GND with resistor : Auto-skip
RF connect to PGOOD with resistor : Force CCM

$$V_o = 0.75 * (1 + (PR529 / PR531)) = 0.75 * (1 + 0.47) = 1.107V$$


TDC=12.87A
OCP=15.54A

VCCIO_SENSE (6)

VSSIO_SENSE (6)

FLEX Computing		
Project Name : H710DI1	Title : 1.05VS(TPS51218)	
Size : Custom	Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 44	of 63

VCCSA



Max = 6A
OCP = 9A

Freq=700KHz

VCCSA_VID[0]	VCCSA_VID[1]	VCCSA
0	0	0.9
0	1	0.8


FLEXComputing

Project Name : H710D11 Title : ITE8509E/ 1.1VS

Size : B Document Number : HPMH-40GAB6600-B130 Rev : B

Date : Monday, November 08, 2010 Sheet : 45 of 63

1.5V



STATE	S3	S5	VTTREF	VTT
S0	H	H	1	1
S3	L	H	1	0 (high-Z)
S4/S5	L	L	0 (discharge)	0 (discharge)

INTEL HR / AMD DANUBE
 Options 1 - 3.3VSTBY / 3.3V
 Options 2 - RUN_ON / SUS_ON
 Options 3 - DDR_VTTR / V_DDR_VTT
 Options 4 - 5VSTBY / 5V
 Options 5 - 0.75VS_DDR_VTT / 0.75V_DDR_VTT

FLEX Computing


Project Name: H710D11

Size: Document Number HPMH

Date: Monday, November

起點主板維修網
www.qdzbwx.com

1.8VS





MAX:
UI=1.45A

1.8VS for CPU & PCH

SOP8-50X236-TH
IC G9661-25ADJF11U LDO REGULAT SOP8
7/20 change LDO IC / wait for PN by wayler

$V_{out} = 0.8 * (R1 + R2) / R2$

FLEX Computing		
Project Name :	H710DI1	
Title :	1.8VS	
Size :	Document Number :	Rev :
	HPMH-40GAB6600-B130	B
Date: Monday, November 08, 2010	Sheet :	47 of 63




Whistler M2
 IC 216-0810001 Whistler XT-M2 FCBGA-962
 HPMH-10-0020000048G

GPU TYPE	PN
Whistler XT	HPMH-10-0020000048G
Seymour-XT	HPMH-10-0020000049G




FLEX Computing	
Project Name : H710D11	Title : Capilano_1/5_PCIE/LVDS
Size :	Document Number : HPMH-40GAB6600-B130
Date : Mon	Rev : B

起點主板維修網
www.qdzbwx.com



Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

VRAM TYPE		PN
Hynix H5GQ1H24AFR-T2C	64MX16(32MX32)	HPMH-14-0030000001G
Hynix H5GQ2H24MFR-T2C	128MX16(64MX32)	HPMH-14-0030000002G
SAMSUNG K4G10325FE-HC04	64MX16(32MX32)	HPMH-14-0030000003G
SAMSUNG K4G20325FC-HC04	128MX16(64MX32)	HPMH-14-0030000004G
Elpida EDW1032BABG-50-F	64MX16(32MX32)	HPMH-14-0030000005G
Elpida EDW2032BABG-50-F	128MX16(64MX32)	HPMH-14-0030000006G



FLEX Computing



Project: _____

Size: _____


Date: _____

起點主板維修網

www.qdzbwx.com





Whisper_M2
 IC 216-0810001 Whisper XT-M2 FCBGA-662
 HPMH-10-0020000048G



FLEX Computing

Project: H71
 Size:
 Date:

起點主板維修網
www.qdzbwx.com



BACO design options
See Apps Note
Seymour/Whistler
/Robson Supported
Park/Madison
Capilano/Broadway
Not Applicable

For PX_EN,
refer to the BACO
reference schematics
for detail

PX_EN is used to
control discrete GPU
regulators for
PowerXpress
(Switchable graphics)
BACO mode.

A pull-down resistor
is required.
Leave signal
unconnected
if not used.

FLEX Computing


Project Name:	H710D11
Size:	Document Number: HPMH
Date:	Monday, November

起點主板維修網
www.qdzbwx.com

Signal	Seymour/Whistler	Robson/Park Medison/Capilano Broadway
Ball AC32 on M2	NC	DAC2 Output-C on M2 package
Ball AA29 on M2	NC	R2SET on M2 package
Ball AD32 on M2	NC	DAC2 Output- Y
Ball AG33 on M2	NC	A2VDD
Ball AD33 on M2	NC	A2VDDQ
Ball AF33 on M2	TSVSSQ	A2VSSQ
Ball AG33 AG32 on M2	NC	VDD2DI /VSS2DI
H2SYNC	GENLK_CLK: (3.3V) Reference clock input (3.3V) for pixel PLL received from frame-lock/gen-lock interface	H2SYNC
V2SYNC	GENLK_VSYNC (3.3V) Frame timing indicator. Output to frame-lock/genlock interface	V2SYNC

Signal	Seymour/Whistler	Robson/Park Medison/Capilano Broadway
Ball AJ21 on M2 Ball AG13 on S3	SWAPLOCKA SwaplockA/B signals can be optionally used on a multi-GPU design with multiple display outputs to allow all displays in a group (group A or group B) to update at the same time and have synchronous left/right stereo timing. Genlock of the GPUs is also needed, either via a genlock system, or by feeding all GPUs with the same reference clock. Also connecting SwaplockB is preferred but not required. SwaplockA/B are open drain, 3.3V signals. If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.	Ball AJ21 is NC on M2 packages Ball AG13 is R2SET on S3 package
Ball AK21 on M2 Ball H12 on S3	SWAPLOCKB - see above On a multi-gpu design, SwaplockB from all GPUs are connected together with an external pull-up resistor (10K Ohms). If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.	Ball AK21 is NC on M2 packages Ball AH12 is DAC2 Output- on S3 package

CONFIGURATION STRAPS				
STRAPS	PIN	DESCRIPTION	ASIC Deault	Status
TX_PWRS_ENB	GPIO0	Transmitter (Tx) power savings enable. 0: 50% Tx output swing 1: Full Tx output swing (DEFAULT)	0 Internal Pull Down	Mounted
TX_DEEMPH_EN	GPIO1	PCI Express transmitter deemphasis enable. 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled (DEFAULT)		Mounted
RESERVED	GPIO2	0: PCIe device as 2.5 GT/s capable 1: PCIe device as 5.0 GT/s capable (DEFAULT)		Mounted
VGA_DIS	GPIO9	VGA disable determines whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space): 0: VGA Controller capacity enabled (DEFAULT) 1: The device will not be recognized as the system's VGA controller		NA NA
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable the external BIOS ROM device: 0 - Disable external BIOS ROM device (DEFAULT) 1 - Enable external BIOS ROM device		Mounted
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	BIOS_ROM_EN = 1, Config[2:0] defines the ROM type. BIOS_ROM_EN = 0, Config[2:0] defines the primary memory aperture size Size of the primary memory apertures CONFIG[2:0] 128 MB 000 256 MB 001 (DEFAULT) 64 MB 010 32 MB 011		Mounted NA Mounted
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS L: Ignore VIP Device Strap (DEFAULT) H: Enable VIP Device Strap		NA
RESERVED RESERVED RESERVED RESERVED	H2SYNC GENERICC GPIO8 GPIO21_BB_EN			NA NA NA NA
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function (DEFAULT) 0 1 Audio for DisplayPort only 1 0 Audio for DisplayPort and HDMI if dongle is detected 1 1 Audio for both DisplayPort and HDMI		NA NA



For del vBIOS ROM design. Mount change to NA.

GPIO 13,12,11 CONFIG[2:0] =>101 for M25LV010


FLEX Computing

Project Name: MZ10014 Title: Capilano STRAPS/ChioDiff


Size:

Des:

起點主板維修網
www.qdzbwx.com



Decoupling caps for clammshell configuration:
 1X 10uF per 2 clamshell DRAM
 8 X luf per 2 clamshell DRAM




NA for Seymour

GDDR5 Memory Channel A X16 Mode

FLEX Computing







Project Name:	H710DH	Title:	Capilan_VRAM GDDR5 64MX16 A
Size:	Document 001	Rev:	9
Date:	Monday, November 08, 2010	Sheet:	54 of 63

起點主板維修網
 www.qdzbwx.com




GDDR5 Memory Channel B X16 Mode

**UI NA
DI Mount**



L	H
DGPU ON	DGPU OFF



**UI NA
DI Mount**

FLEX Computing

Project Name : H710D1
Size : Document Number : HPMH-40
Date : Monday, November

起點主板維修網
www.qdzbwx.com

VID4 (PP2) (GPIO16)	VID3 (PP1) (GPIO20)	VID2 (PP0) (GPIO15)	VGA_CORE
0	0	1	1.05V
1	0	0	0.900V

VID						V _{DAC} (V)	
6	5	4	3	2	1	0	1.0500
0	1	0	0	1	0	0	0.9000
0	1	1	0	0	0	0	

	15W	15W
TDC	15A	35A
OC	22.5A	50A

5VS PU maybe leakage in BACO. Change to VGA_3.3VS

(49) PWRPLAY_VID2
(49) PWRPLAY_VID1
(49) PWRPLAY_VID0

VGA_CORE EN change R and C for power down

(52.56) PX_EN
PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE


PC17
35W==>HPMH-31-0020000064G 0.22u/25v_0603
15W==>HPMH-31-141047-950G 0.1uF/25V/0603

PL803
35W==>HPMH-32-800562-020G 0.56uH 25A PCMC104T-R56MN
15W==>HPMH-32-400000181G 1uH 18A PCMC104T-1R0MN

PR6
35W==>HPMH-30-220021-990G 20K_0402_F
15W==>HPMH-30-154921-990G 54.9K_0402_F

PR13
35W==>HPMH-30-001006-990G 10_0402_J
15W==>HPMH-30-107521-990G 7.5K_0402_F

15W 時需改值



OD, PU is at PCH/SB
(17.56) BACO_PWROK <- BACO_PWROK

15W 時MOUNTED

Seymour GDDR5 (15W)


VID0	VGA_CORE
0	0.9
1	1.1

FLEX Computing


Project Name: H71
Size: Custom
Date: Monday

起點主板維修網
www.qdzbwx.com

FID9 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.




FID802 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.




FID11 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.

FID804 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.

FID801 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.














FID10 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.



FID803 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.


FID7 FIDUCIAL CAD-016
 NC, NO CONNECT TO ANY.



FLEX Computing		
Project Name : H710D11	Title : PAD_SCREW_ Moat Cap	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date : Monday, November 08, 2010	Sheet : 58 of 63	


起點主板維修網
www.qdzbxw.com

THERMAL



FLEX Computing			
Project Name : H710D11		Title : Thermal Policy	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date: Monday, November 08, 2010			Sheet : 59 of 63

Power Diagram




FLEX Computing



Project Name:	H710D11
Size:	Document Number: HPM
Date:	Monday, November

起點主板維修網
www.qdzbwx.com


G3 to S0 (without Deep S4/S5)



S5 to S0




G3 to Sx (support Deep S4/S5) This Platform Without SUPPORT




Blue: PWM
Green: EC
RED: MOSFET or Others

S0 to S5 (WoLAN Disable) (without Deep S4/S5)




S0 to S5 (support Deep S4/S5)



Deep S4/S5

S0 to S4/S5



Start Shutdown Sequence

Blue: PWM
Green: EC
RED: MOSFET or Others

