

QCLA4 / QCLA5


Eureka 10FG


LA-8861P REV 0.2 Schematic

Intel Processor (Ivy Bridge) / PCH(Panther Point)

2012-02-09 Rev 0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 1 of 58





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Power Tree
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Yuesday, February 14, 2012
				Sheet	3 of 58
				Rev	0.2
				QCLA4 LA-8861P M/B	

Voltage Rails (O MEANS ON X MEANS OFF)						
power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address			
Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		

EC SM Bus1 Address				EC SM Bus2 Address			
Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
				+3VS	ATI GPU	82 H	1000 0010 b
Power	Device	HEX	Address				

Platform	SKU	CPU	PCH	VGA
Chief River		Clarksfield	HM76ES2/HM70C0 (PCHB0@/HM70C0@)	Themes/Chlsea (TH@/CH@)

BTO Option Table

Function	SKU	MIC		LAN		TPM			
description	SKU	MIC		LAN		TPM			
explain	PX4(reserve)	Dig Mic	Analog Mic	10/100M	Giga	9635	9655		
BTO	PX4@	CAM@	AMIC@	8105ELDO@	8111FVB@	TPM9635@	TPM9655@		

Function							
description							
explain							
BTO							


Function							
description							
explain							
BTO							

Function		
description		
explain		
BTO		

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW

All the ASIC supplies, except for VDDR3, must full nominal voltages within 20 ms of the start of the r shorter ramp-up duration is preferred. There is no ramp up of VDDR3 relative to other power rails.

The external pull-up resistors on the DDC/AUX sign ramp up before or after both VDDC and VDD_CT have r VDDC and VDD_CT should not ramp up simultaneously. should reach 90% before VDD_CT starts to ramp up (o For power down, reversing the ramp-up sequence is



Timing diagram showing the sequence of voltage steps:


- +3VGS
- +VGA_CORE
- +VDDCI
- +1.5VGS
- +1.0VGS
- +1.8VGS (<20ms)

reach their respective ramp-up sequence, though a timing requirement on the







als (if applicable) should be ramped up.

For example, VDDC (or vice versa).

recommended.


[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/03/11	Deciphered Date	2012/03/11	Title	GPU Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DESIGN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev 0.2	
				Date:	Tuesday, February 14, 2012	Sheet 5 of 58




by ESD request and place near CPU


DDR3 Compensation Signals
Layout Note: Place these resistors near Processor




Buffered Rest to CPU




FAN Control Circuit (RPM)



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/11/11	Deciphered Date	2012/12/31	Title	Ivy Bridge JTAG/XDP/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Doc No.	Rev
					Document Number	0.2
					QCLA4 LA-8861P M/B	
					Date:	Tuesday, February 14, 2012
					Sheet	6 of 58







POWER

PEG AND DDR


CORE SUPPLY

SVID

SENSE LINES





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Ivy Bridge POWER-1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCLA4 LA-8861P M/B
				Date	Tuesday, February 14, 2012
				Sheet	9 of 58
				Rev	0.2



VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V





For Sandy Bridge






DDR3 SO-DIMM A Reverse Type


Intel DDR Vref M3



please place these caps near the reference power plane of CMD/AD




close to JDDR.H.126



Layout Note: Place near JDDR.H

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA

Layout Note: Place near JDDR.H.203 and 204



Swap DIMMA to DDR3H (for layout concern)

Security Classification		Compal Secret Data				Compal Electronics, Inc.											
Issued Date		2011/11/11		Deciphered Date		2012/12/31		Title		DDR3H-SODIMMO							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Rev		0.2					
										Doc No		Document Number		QCLA4 LA-8861P M/B			
										Date		Tuesday, February 14, 2012		Sheet		12 of 58	
										C		D		E			

Reverse Type DDR3 SO-DIMM B

DDR_B_DQS[0..7] <8>
DDR_B_DQS[0..7] <8>
DDR_B_D[0..63] <64>
DDR_B_MA[0..15] <16>

Close to JDDR1.1

Close to JDDR1.126

Layout Note:
Place near JDDR1

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMB



Layout Note:
Place near JDDR1.203 and 204

Swap DIMMB to DDR3L
(for layout concern)


Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	DDRIII-SODIMM1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 13 of 58





GFX PCIE LANE REVERSAL

LVDS Interface





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	ATI SeymourXT M2 PCIE/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCLA4 LA-8861P M/B
				Date	Tuesday, February 14, 2012
				Sheet	14 of 58
				Rev	0.2







Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/08/01		Deciphered Date		2013/01/01		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								AT1 SeymourXT M2 BACO POWER					
								Document Number		QCLA4 LA-8861P M/B		Rev	
								Date		Tuesday, February 14, 2012		Sheet 16 of 58	









CHANNEL A: 256MB/512MB DDR3




CHANNEL B: 256MB/512MB DDR3






	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	1 1	0 0 1	NC	8.45k	2k
PS_1[5:1]	1 1	0 0 0	NC	NC	4.75k
PS_2[5:1]	0 0	0 0 0	680 nF	NC	4.75k
PS_3[5:1]	1 1	0 0 0	NC	NC	4.75k




VRAM Straps

	!	"#5%	"#5%	"#5%
64MX16 (1G)	H5TQ1G63DFR-11C			
64MX16 (1G)	K4W1G1646G-BC11	0	0	1
* 128M16 (2G)	H5TQ2G63BFR-11C	1	0	1
* 128M16 (2G)	K4W2G1646C-HC11	0	1	1
		1	1	1



Modify VRAM Straps different from AMD platform
(Because BIOS team want to Common VBIOS,
Seperate VRAM Straps could be easily control VRAM
if AMD & Intel have different VRAM turning setting)



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE
GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE





MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsea PRO)	1
PS_1[1]	STRAP_BIF GEN3_EN_A	GPIO2	PCIe Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF CLK_PM_EN	GPIO8	PCIe clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsea PRO)	0
PS_1[4]	TX_PWRS_ENB	GPIO0	PCIe full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	PCIe transmitter de-emphasis enable 0: Disable 1: Enable	1
PS_2[1] PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM 0: Disable 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	VGA disable 0: Enable 1: Disable	0
PS_2[5] PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5] PS_3[4] PS_3[5]	AUD_PORT_CONN _PINSTRAP[0] AUD_PORT_CONN _PINSTRAP[1] AUD_PORT_CONN _PINSTRAP[2]	N/A	Audio-capable display outputs 0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	1 1 1
AUD[1] AUD[0]	HSYNC VSYNC		AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT I NSTALL
RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP " LOW" AND
NOT CONFLICT DURING RESET








GPIO21 H2SYNC GENERICC GPIO2 GPIO8

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	ATI STRAP PINS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Date: Tuesday, February 14, 2012	Sheet 22 of 58



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				Custom	0.2	
				Date:	Tuesday, February 14, 2012	Sheet 23 of 58


CRT CONNECTOR




2/9: Add for ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 24 of 58


<29> UMA_HDMI_TXC+ CV336 1 2 0.1U_0402_10V7K UMA_DVI_TXC+
<29> UMA_HDMI_TXC- CV337 1 2 0.1U_0402_10V7K UMA_DVI_TXC-
<29> UMA_HDMI_TX0+ CV338 1 2 0.1U_0402_10V7K UMA_DVI_TXD0+
<29> UMA_HDMI_TX0- CV339 1 2 0.1U_0402_10V7K UMA_DVI_TXD0-
<29> UMA_HDMI_TX1+ CV340 1 2 0.1U_0402_10V7K UMA_DVI_TXD1+
<29> UMA_HDMI_TX1- CV341 1 2 0.1U_0402_10V7K UMA_DVI_TXD1-
<29> UMA_HDMI_TX2+ CV342 1 2 0.1U_0402_10V7K UMA_DVI_TXD2+
<29> UMA_HDMI_TX2- CV343 1 2 0.1U_0402_10V7K UMA_DVI_TXD2-






change to 67ohm




2/9: Add for ESD request




2/9: Add for ESD request





HDMI Connector




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/11/11				Deciphered Date			
2011/11/11				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn.				QCLA4 LA-8861P M/B			
Date				Tuesday, February 14, 2012				Rev			
0.2				25				58			









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 29 of 58







Follow Compal ORB
and Intel Check list 460603 V1.5




GPIO

NCTF

PANTHER-POINT_FCBGA989
PCHB0@



DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH Set to VSS when LOW



GPIO28
On-Die PLL Voltage Regulator
H: Enable
L: Disable


RH206 1 2 1K_0402_5% PCH_GPIO28



GPIO8
Integrated Clock Chip Enable (Removed)
H: Disable
L: Enable

RH308 1 2 1K_0402_5% EC_SMI#


Integrated clock enable functionality is achieved by soft-strap
The current default is clock enable

PXS_EN#		
PXS_EN#	H	L
SKU	NonPXS	PXS







SATA HDD Conn.






SATA ODD Conn




Power Button & RUSB connector



SATA ODD Conn (for 15')



Slot 1 Half PCIe Mini Card-WLAN/ WiMax






WLAN&BT Combo module circuits


	BT on module Enable	BT on module Disable
BT_ON#	H	L

BT_ON# $\rightarrow$ BT ON 1 R327 1K 0402_5% 2 E51 RXD R

For isolate Intel Rainbow Peak and Compal Debug Card.


+3VALW TO +3V_WLAN for AOAC and WOWL





	Sx Enable	Sx Disable	S0
WOL_EN#	LOW	HIGH	HIGH







	RTL8105E	RTL8111E/F
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	NC	1K ohm PH





+3V_LAN rising time (10%~90%) need > 1ms and <100ms s.

LAN	WOL	LAN_EN	ISOLATEB
S0	Sx	S0	Sx
0	0	0	1
0	1	0	1
1	0	1	1
1	1	1	0*


*
S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms



CardReader Conn.







TPM1.2 on board




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2011/11/11				2012/12/31				USB-CardReader RTS5129/TPM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				QCLA4 LA-8861P M/B				0.2			
Date				Tuesday, February 14, 2012				Sheet			
				38 of 58							

Sleep & Charge Function





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/1/11	Deciphered Date	2012/12/31	Title	PCIe-USB3.0 connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.2
				QCLA-4A-8861P M/B		
				Date:	Tuesday, February 14, 2012	





LPC Debug Port

Place the PAD under DDR DIMM.




KEYBOARD CONN.




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/11/11	Deciphered Date	2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Debug/KB				
					Size	Document Number			Rev
					Date:	Tuesday, February 14, 2012	Sheet	42	of
					QCLA4 LA-8861P M/B		0.2		


Touchpad Connector



WiMAX LED




SATA LED





ESD solution

EMI solution

Screw Hole



ISPD






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					QCLA4 LA-8861P M/B	0.2
				Date:	Tuesday, February 14, 2012	Sheet 43 of 58





[illegible]

change R409 to 120k 5%


For S3 CPU Power Saving

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2011/11/11		Deciphered Date	2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC-DC INTERFACE			
						Part No	Document Number	Rev	
						QCLA4 LA-8861P M/B		0.2	
Date:		Tuesday, February 14, 2012		JSheet		44 of 58			



RTC Battery



Vin Dectector & ILIM


	Min.	Typ	Max.
H-->L	17.296V		
L-->H	17.7V		

ILIM and external DPM 3A

Remember to change PC124 from SE000006S80 to SE025104K80 (2011-02-22)

Please locate the RC Near EC chip 2011-02-22


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title PWR-CHARGER		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					SAMSUNG	0.2
Date:				Tuesday, February 14, 2012	Sheet	46 of 58




Security Classification	Compal Secret Data			Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	PWR-3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 47 of 58

Mode Level +0.75VSP VTTREF_1.5V
S5 L off off
S3 L off on
S0 H on on
Note: S3 - sleep ; S5 - power off



0.75Volt +/- 5%
TDC 0.7A
Peak Current 1A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.5VP / +0.75VSP	
Size	Custom	Document Number	SAMSUNG	Rev	0.2
Date:	Tuesday, February 14, 2012	Sheet	48	of	58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.8VSP	
Size	Document Number	SAMSUNG			Rev
Date:	Tuesday, February 14, 2012	Sheet	50	of	58
				0.2	



QC 45W GT2
VID1=1.23V
IccMax=46A
Icc_Dyn=37A
Icc_TDC=38A
R_LL=3.9m ohm
OCP=55A

DC 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP=40A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CPU CORE
Size	Document Number	QCL70	Rev	0.2
Date:	Tuesday, February 14, 2012	Sheet	53	of 58



Thames XT

VID4	VID3	VID1	
0	0	0	X
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

	Thames XT	Chelsea Pro
VGA_PCIE	1.0V	0.95V
PR-722	47.5K SD034475280	63.4K SD03463K280

1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PU330 to RT8205L		Change source
2.	2011/09/29	P53-PWR_+1.05VS_VCCP/+16V	SP	Change PU400 to RT8237C		Change source
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP		Change PU450 to SY8037B		Change source
4.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change HMOS to MDV1525		Change source
5.	2011/09/29	P53-PWR_+1.05VS_VCCP/+16V	SP	Change HMOS to MDV1525		Change source
6.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Change PD5,PD6 to SCA00001G00		ESD team request
7.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR589 from 348 to 8.06k		FAE suggestion
8.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR590 from 3.65k to 806		FAE suggestion
10.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC574 from 680P to 0.033u		FAE suggestion
11.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC577 from 4700P to 0.033u		FAE suggestion
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR548 from 1.21k to 8.06k		FAE suggestion
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR550 from 10.7k to 806		FAE suggestion
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC547 from 680P to 0.033u		FAE suggestion
15.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC551 from 4700P to 0.033u		FAE suggestion
16.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Add snubber and boost resistor		For 3x3 H-MOS solution
17.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR22 120k,PR27 100k, PR32 0 Ohm		For 120W adapter protect(9012)
18.	2011/09/29	P58-PWR_VGA_CORE		Remove PC803, PC804 add PC806 47u		For Nvidia suggestion
19.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PC360 to SE000006R80		Change source
20.	2011/09/29	P58-PWR_VGA_CORE		Change PC702 to SE00000H180		Change source
21.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR17 14k, PR33 0 Ohm		For CPU temperature protect(9012)
22.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Add PR373 0 Ohm		For 3/5 V always power on(9012)

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power PIR		
				Size Custom	Document Number QFKAA	Rev 0.2
				Date:	Tuesday, February 14, 2012	Sheet 57 of 58

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO DATE PAGE			MODIFICATION LIST	PURPOSE
1.	02/01	16	Remove PX_MODE and BACO components	No support PX4.0 by K99's request
2.	02/01	18	Remove PX_EN and RV125	No support PX4.0 by K99's request
3.	02/01	12	Change RD9.2 to GND	Correct the DDR SPD address
4.	02/01	13	Change RD15.1 to +3VS	Correct the DDR SPD address
5.	02/01	26	Stuff BIOS 2M ROM:UH4,RH267,RH269,	For win8 common design
6.	02/01	27	Change JTP footprint to ACES_50504	Follow connector list
7.	02/01	40	Add JMIC ACES_50271-0020N-001_2P	From K99's request to change AMIC
8.	02/01	36	Change JWLAN footprint to ACES_889	Follow connector list
9.	02/01	38	Remove INT_MIC from JCRI0.1	From K99's request to change AMIC
10.	02/01	37	Reserve PJ31 from +3VALW_PCH to +3	To save power consumption
11.	02/06	38	Swap LR9	For layout smoothly
12.	02/06	36	Add UM5,RM21;Reserve RM19,PJ33,Lin	For WLAN ON/OFF feature
13.	02/06	43	Connect AOAC_WLAN_PWR_EN# to EC pin38; Connect WLAN_RST# to EC pin91	For WLAN ON/OFF feature
14.	02/06	38	Change JCRI0.1 netname to NBA_PLUG	Remove AMic solution on sub/B
15.	02/06	40	Remove CA64 and add RA32,RA33 to I	Remove AMic solution on sub/B
16.	02/09	37	Add TL1 on UL1.37	Reserved from vendor's suggestion
17.	02/09	31	Change UH1.T7 from HDMI_HPD to CHP	For Serial POST debugger feature
18.	02/09	24	Delete T66 and link CHP3_SERDBG to	For Serial POST debugger feature
19.	02/09	10	Remove CC58	To prevent from short with thermal
19.	02/09	25	Add D94,D95,D96 on HDMI signal	For ESD request
20.	02/09	24	DEL D3~D5 and add D97,D98 on CRT s	For ESD request
21.	02/09	37	Add D99,D100 on LAN signal	For ESD request
22.	02/09	35	Add R1000~R1003 between JODD and J	Reserve for reducing SATA signal refle
23.	02/09	08	Reserve DRAMRST_CNTRL_EC to QC3	Reserved for DS3 feature
24.	02/09	41	Reserve DRAMRST_CNTRL_EC to EC pin	Reserved for DS3 feature