

Compal Confidential

QLA13/15 LA8501P Schematics Document

AMD Trinity APU with DDRIII + FCH Hudson D3

AIO M/B

Friday, May 18, 2012

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO	Rev B
				Date:	Friday, May 18, 2012	Sheet 1 of 59


Compal Confidential

Model Name : QLA13/QLA15

File Name : LA8501P

1 :2D Display

2 :HW TV



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
				SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B
Date: Friday, May 18, 2012				Sheet 2 of 59

Voltage Rails

Power Plane	Description	S1	S3	S5
+12V1	Adapter power supply (12V)(For V_5V;V_3.3V;1.5V;12VS)	ON	ON	OFF
+12V2	Adapter power supply (12V)(For VGA_CORE;1.05VS;VRAM_1.5VS;CPU_CORE;VGFX_CORE)	ON	ON	OFF
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Graphics voltage for CPU	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	1.05V switched power rail for PCH	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail once PS_ON# low	ON	ON	OFF
+3VSB	3.3V power rail before PS_ON# low	ON	ON	ON
+3.3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+V_3.3V	3.3V power rail once Adapter plug-in	ON	ON	OFF
+V_5V	5V power rail once Adapter plug-in	ON	ON	OFF
+5VSB	5V power rail before PS_ON# low	ON	ON	ON
+5VALW	5V always on power rail once PS_ON# low	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
+3VS_DGPU	3.3V power rail for GPU	ON	OFF	OFF
+VGA_CORE	Graphics power rail for GPU	ON	OFF	OFF
+1.05VS_DGPU	1.05VS switched power rail for GPU	ON	OFF	OFF
+VRAM_1.5VS	1.5VS power rail for VRAM	ON	OFF	OFF

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
ALC106	0100_100xb	48H	EMC1412-A (dGPU)	1111_100xb	F8H
			SB-TSI	1001-100xb	98H
			LVDS TR(RTD-2136S)	1001-010xb	0x94
			CPU CORE(IR3565MCP02TRP)		0x08

PCH SM Bus address

Device	Address
DDR DIMM1 (FCH_SMB0)	1001-000xb 90
DDR DIMM2 (FCH_SMB0)	1001-001xb 92
DDR DIMM3 (FCH_SMB0)	1001-010xb 94
DDR DIMM4 (FCH_SMB0)	1001-011xb 96

	Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2	
X7636838L04	Hynix 512	L	L	L	VRAM_ID0L@ VRAM_ID1L@ HYN512@
X7636838L02	Hynix 1G	H	L	L	VRAM_ID0H@ VRAM_ID1L@ HYN1G@
X7636838L03	Samsung 512	L	H	L	VRAM_ID0L@ VRAM_ID1H@ SAM512@
X7636838L01	Samsung 1G	H	H	L	VRAM_ID0H@ VRAM_ID1H@ SAM1G@

R1	SA000041S20	HYN512@	S IC D3 64MX16 H5TQ1G63DFR-11C
R3	SA000041S70		S IC D3 64M16 H5TQ1G63DFR-11C FBGA C38A!
R1	SA00004GS00	SAM512@	S IC D3 64M16 K4W1G1646G-BC11 FBGA 96P
R3	SA00004GS50		S IC D3 64M16 K4W1G1646G-BC11 FBGA C38A!
R1	SA00003YO00	HYN1G@	S IC D3 128MX16 H5TQ2G63BFR-11C FBGA 96P
R3	SA00003YO40		S IC D3 128M16 H5TQ2G63BFR-11C 96P C38A!
R1	SA000047Q00	SAM1G@	S IC D3 128M16 K4W2G1646C-HC11 FBGA 96P
R3	SA000047Q30		S IC D3 128M16 K4W2G1646C-HC11 96P C38A!

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+VSB	+VS
Full ON		HIGH	HIGH	HIGH	ON	ON	ON
S1(Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON
S3(Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF
S4(Suspend to Disk)		LOW	LOW	HIGH	ON	ON	OFF
S5(Soft OFF)		LOW	LOW	LOW	OFF	ON	OFF

USB Port Table

USB 2.0	USB 1.1	Port	Device (D3 Only)
	OHCI	0	NC
		1	NC
EHCI1 DEV18 Fn2	OHCI	0	USB Conn B
		1	USB Conn B
		2	Touch Screen
		3	Camera
EHCI2 DEV19 Fn2	OHCI	4	USB Conn R
		5	MINI(WALN+BT)
		6	BT
		7	Mini Card(TV Tuner)
EHCI3 DEV22 Fn2	OHCI	8	HWTV
		9	USB Conn R
		10	
		11	
xHCI DEV16 Fn0 (D3 Only)	xHCI	12	USB30 Conn3
		13	USB30 Conn4
		0	
		1	
xHCI DEV16 Fn1	xHCI	2	USB 3.0 Port2
		3	USB 3.0 Port3

BOARD ID Table

Board ID	Ra/Rb	Vad-bid
AV SKU	R442 100K	3.3V
NON AV SKU	R445 0 ohm	0 V

BTO Option Table


BTO Item	BOM Structure
MBSC@	VGA@
HWTV@	UMA@
USB3@	DIS@
9012@	EC 9012@
DIS@	W/ DIS
930@	EC 930@
Hynix VRAM(512M)	HYN512@
Samsung VRAM(512M)	SAM512@
Hynix VRAM(1G)	HYN1G@
Samsung VRAM(1G)	SAM1G@

SKU ID(Project) Table

Project_ID2 (GPIO191)	Project_ID1 (GPIO190)	Project_ID0 (GPIO189)	SKU	BOM CONTROL @
0	0	0	UMA_w/o ATV	GPIO189L@ GPIO190L@ GPIO191L@ MBSC@ DA2@
0	0	1	UMA_w/ ATV	GPIO189H@ GPIO190L@ GPIO191L@ HWTV@ DA2@
0	1	0	DIS_512M_w/o ATV	GPIO189L@ GPIO190H@ GPIO191L@ MBSC@ DIS@ DA2@ X7636838L04
0	1	1	DIS_512M_w/ ATV	GPIO189H@ GPIO190H@ GPIO191L@ HWTV@ DIS@ DA2@ X7636838L04
1	0	0	DIS_1G_w/o ATV	GPIO189L@ GPIO190L@ GPIO191H@ MBSC@ DIS@ DA2@ X7636838L02
1	0	1	DIS_1G_w/ ATV	GPIO189H@ GPIO190L@ GPIO191H@ HWTV@ DIS@ DA2@ X7636838L02
1	1	0	X	
1	1	1	X	

VRAM_ID0L@	R1233	SD028100280
VRAM_ID1L@	R1234	SD028100280
VRAM_ID0H@	R1230	SD028100280
VRAM_ID1H@	R1231	SD028100280

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Date:	Friday, May 18, 2012
				Sheet	3 of 59



<10> DDR_A_MA[0.15]
<10> DDR_A_DM[0.7]

<10> DDR_A_DQS[0.7]
<10> DDR_A_DQS#[0.7]

<10> DDR_A_D[0.63]


<11> DDR_B_MA[0.15]
<11> DDR_B_DM[0.7]

<11> DDR_B_DQS[0.7]
<11> DDR_B_DQS#[0.7]

<11> DDR_B_D[0.63]

JCPU1A

MEMORY CHANNEL A




LOTES_ACAZIF135P03_FUSIONTRINI

MA_EVENT# <10>
MB_EVENT# <11>

JCPU1B

MEMORY CHANNEL B




LOTES_ACAZIF135P03_FUSIONTRINI



MA_EVENT# <10>
MB_EVENT# <11>


+CPU_CORE At PWR Page53


+CPU_CORE_NB At PWR Page53


[illegible]


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title SCHEMATIC, MB A8501	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- Document Number 4019HO	
				Date: Friday, May 18, 2012 Sheet 8 of 59	












STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	FCH_GPIO199	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	RESERVED	Normal REFCLK termination DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	RESERVED	Inverted REFCLK termination	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev B
Date: Friday, May 18, 2012					Sheet 15 of 59

VGA(CRT) Translator Not Implemented: Connected to VSS.
VDDAN_33_DAC&VDDPL_33_ML&VDDPL_33DAC
&VDDAN_11_ML&VDDPL_11_DAC

+3VS
L1
CHILI_PBY160808T-221Y-N_2P
220 ohm
+VDDPL_3.3V
2.2U 0603 6.3V4Z
C255
0.1U 0402 16V7K
C256
+VDDPL_3.3V

+3VSO
@R211
0.0603_5%
0319
+VDDIO
0.1U 0402 16V4Z
C257
0.1U 0402 16V4Z
C258
0.1U 0402 16V4Z
C259
2.2U 0603 6.3V6M
C260
+VDDIO

+VDDPL_3.3V
R213
0.0402_5%
R214
0.0402_5%
R215
0.0402_5%
+VDDPL
+VDDPL_33_SSUSB_S
+FCH_VDDPL_33_USB_S
+VDDPL_33_PCIE
+VDDPL_33_SATA

LDO_CAP: Internally generated 1.8V supply for the RGB outputs

+3VALW
220 ohm
L2
CHILI_PBY160808T-221Y-N_2P
+FCH_VDDPL_33_SSUSB_S
2.2U 0603 6.3V4Z
C261
0.1U 0402 16V7K
C262
+3VS
@
L3
CHILI_PBY160808T-221Y-N_2P
2.2U 0603 6.3V4Z
C263
0.1U 0402 16V7K
C264

VDDPL_33_SSUSB_S
For Hudson3 USB3.0 only:D3@
For Hudson2, connect to GND:D2@


+VDDAN_33_USB
+FCH_VDDPL_33_USB_S
L5
CHILI_PBY160808T-221Y-N_2P
220 ohm
2.2U 0603 6.3V4Z
C265
0.1U 0402 16V7K
C266

+3VS
L10
CHILI_PBY160808T-221Y-N_2P
220 ohm
2.2U 0603 6.3V4Z
C267
0.1U 0402 16V7K
C268
+VDDPL_33_PCIE
+VDDPL_33_SATA
L14
CHILI_PBY160808T-221Y-N_2P
220 ohm
2.2U 0603 6.3V4Z
C269
0.1U 0402 16V7K
C270



+3VALW
L4
TAI_HCB2012KF-221T30
220 ohm/2A
0.1U 0402 6.3V6K
C271
0.1U 0402 6.3V6K
C272
0.1U 0402 6.3V6K
C273
0.1U 0603 6.3V6M
C274
+VDDAN_33_USB

+1.1VALW
L7
CHILI_PBY160808T-221Y-N_2P
220 ohm
2.2U 0603 6.3V4Z
C287
0.1U 0402 16V4Z
C288
0.1U 0402 16V4Z
C289
+1.1VALW
L9
CHILI_PBY160808T-221Y-N_2P
220 ohm
2.2U 0603 6.3V4Z
C291
10U 0603 6.3V6M
C293
0.1U 0402 16V4Z
C294
+FCH_VDD_11_SSUSB_S
+VDDAN_SSUSB
40mils
R223
0.0603_5%
0319
+VDDCR_11V_USB
+VDDCR_11V_SSUSB
L13
TAI_HCB2012KF-221T30
42 ohm/4A
0.1U 0402 6.3V6K
C295
0.1U 0402 6.3V6K
C296
0.1U 0402 6.3V6K
C297
0.1U 0603 6.3V6M
C298

For FCH
D2 - BOM option
VDDAN_11_SSUSB_S / VDDCR_11_SSUSB_S / VDDPL_33_SSUSB_S
Connected to VSS.
D3-VDDAN_11_SSUSB_S / VDDCR_11_SSUSB_S
Connected to +1.1VALW &
VDDPL_33_SSUSB_S connect to +3.3VALW




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC, MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROKH CORPORATION TO ANY OTHER DIVISION OF ROKH CORPORATION OR TO ANY OTHER COMPANY, INDIVIDUAL OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	
				Customer	4019HO
				Date:	Friday, May 18, 2012
				Sheet	16 of 59




PCI EXPRESS INTERFACE

2150804026A11CASPIAN-M2_FCBGA962

PCIE LANE






SA00004NG00
S IC 215-0804026 A11 CASPIAN-M2 C38A!




2150804026A11CASPIAN-M2_FCBGA962


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Date	Friday, May 18, 2012
				Sheet	17 of 59




Power Sequence of Whistler and Seymour




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B
4019HO				Sheet 19 of 59
Date: Friday, May 18, 2012				






<23> M_DB[63..0] M_DB[63..0]
 <23> M_MAB[13..0] M_MAB[13..0]
 <23> M_DQMB[7..0] M_DQMB[7..0]
 <23> M_DQSB[7..0] M_DQSB[7..0]
 <23> M_DQSB#7..0 M_DQSB#7..0




debug only, for clock observation, if not need, DNI.



Route 50ohms single-ended/100ohm diff and keep short


PARK SCL has different recommend



MEMORY INTERFACE B




M_DB0 C5.
 M_DB1 C3.
 M_DB2 E3.
 M_DB3 E1.
 M_DB4 E1.
 M_DB5 F3.
 M_DB6 E5.
 M_DB7 G4.
 M_DB8 H5.
 M_DB9 H6.
 M_DB10 J4.
 M_DB11 K6.
 M_DB12 K5.
 M_DB13 K6.
 M_DB14 M6.
 M_DB15 M1.
 M_DB16 M3.
 M_DB17 M5.
 M_DB18 N4.
 M_DB19 P6.
 M_DB20 P5.
 M_DB21 R4.
 M_DB22 T6.
 M_DB23 T1.
 M_DB24 U4.
 M_DB25 V6.
 M_DB26 V1.
 M_DB27 V3.
 M_DB28 Y6.
 M_DB29 Y1.
 M_DB30 Y3.
 M_DB31 Y5.
 M_DB32 AA4.
 M_DB33 AB6.
 M_DB34 AB1.
 M_DB35 AB3.
 M_DB36 AD6.
 M_DB37 AD1.
 M_DB38 AD3.
 M_DB39 AD5.
 M_DB40 AE1.
 M_DB41 AE3.
 M_DB42 AE6.
 M_DB43 AG4.
 M_DB44 AH5.
 M_DB45 AH6.
 M_DB46 AJ4.
 M_DB47 AK3.
 M_DB48 AF8.
 M_DB49 AG9.
 M_DB50 AG8.
 M_DB51 AG7.
 M_DB52 AK9.
 M_DB53 AL7.
 M_DB54 AM7.
 M_DB55 AM7.
 M_DB56 AK1.
 M_DB57 AL4.
 M_DB58 AM6.
 M_DB59 AM1.
 M_DB60 AN4.
 M_DB61 AP3.
 M_DB62 AP1.
 M_DB63 AP5.

MVREFDB Y12
 MVREFSB AA12












MAB0 0/MAB_0
 MAB0 1/MAB_1
 MAB0 2/MAB_2
 MAB0 3/MAB_3
 MAB0 4/MAB_4
 MAB0 5/MAB_5
 MAB0 6/MAB_6
 MAB0 7/MAB_7
 MAB1 0/MAB_8
 MAB1 1/MAB_9
 MAB1 2/MAB_10
 MAB1 3/MAB_11
 MAB1 4/MAB_12
 MAB1 5/BA2
 MAB1 6/BA0
 MAB1 7/BA1
 WCKB0 0/DQMB_0
 WCKB0 0/DQMB_1
 WCKB0 1/DQMB_2
 WCKB0 1/DQMB_3
 WCKB1 0/DQMB_4
 WCKB1 0/DQMB_5
 WCKB1 1/DQMB_6
 WCKB1 1/DQMB_7
 EDCB0 0/QSB_0/RDQSB_0
 EDCB0 1/QSB_1/RDQSB_1
 EDCB0 2/QSB_2/RDQSB_2
 EDCB0 3/QSB_3/RDQSB_3
 EDCB1 0/QSB_4/RDQSB_4
 EDCB1 1/QSB_5/RDQSB_5
 EDCB1 2/QSB_6/RDQSB_6
 EDCB1 3/QSB_7/RDQSB_7
 DDBI0 0/QSB_0BWDQSB_0
 DDBI0 1/QSB_1BWDQSB_1
 DDBI0 2/QSB_2BWDQSB_2
 DDBI0 3/QSB_3BWDQSB_3
 DDBI1 0/QSB_4BWDQSB_4
 DDBI1 1/QSB_5BWDQSB_5
 DDBI1 2/QSB_6BWDQSB_6
 DDBI1 3/QSB_7BWDQSB_7
 ADBI0/ODTB0
 ADBI0/ODTB1
 CLKB0
 CLKB0B
 CLKB1
 CLKB1B
 RASB0B
 RASB1B
 CASB0B
 CASB1B
 CSB0B_0
 CSB0B_1
 CSB1B_0
 CSB1B_1
 CKEB0
 CKEB1
 WEB0B
 WEB1B
 MAB0 8
 MAB1 8
 DRAM_RST

M MAB0
 M MAB1
 M MAB2
 M MAB3
 M MAB4
 M MAB5
 M MAB6
 M MAB7
 M MAB8
 M MAB9
 M MAB10
 M MAB11
 M MAB12
 M B BA2 <23>
 M B BA0 <23>
 M B BA1 <23>
 M DQMB0
 M DQMB1
 M DQMB2
 M DQMB3
 M DQMB4
 M DQMB5
 M DQMB6
 M DQMB7
 M DQSB0
 M DQSB1
 M DQSB2
 M DQSB3
 M DQSB4
 M DQSB5
 M DQSB6
 M DQSB7
 M DQSB#0
 M DQSB#1
 M DQSB#2
 M DQSB#3
 M DQSB#4
 M DQSB#5
 M DQSB#6
 M DQSB#7
 VRAM_ODTB0 <23>
 VRAM_ODTB1 <23>
 M_CLKB0 <23>
 M_CLKB#0 <23>
 M_CLKB1 <23>
 M_CLKB#1 <23>
 M_RASB#0 <23>
 M_RASB#1 <23>
 M_CASB#0 <23>
 M_CASB#1 <23>
 M_CSB#0_0 <23>
 M_CSB#1_0 <23>
 M_CKEB0 <23>
 M_CKEB1 <23>
 M_WEB#0 <23>
 M_WEB#1 <23>
 M MAB13
 DRAM_RST







Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 512	L	L	L
Hynix 1G	H	L	L
Samsung 512	L	H	L
Samsung 1G	H	H	L







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB A8501
Document Number				Rev
4019HO				B
Date: Friday, May 18, 2012				Sheet 24 of 59





LVDS POWER






Converter






INVT_PWM: scalar-> converter
BKOFF#: scalar-> converter

**LVDS CONN**


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC, MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docuement Number	Rev B
				4019HO	
				Date: Friday, May 18, 2012	Sheet 27 of 59




FOR Scalar Firmware Code



FOR OSD/HDCP Parameter Value




Reserve for HW choose panel




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	SCHEMATIC, MB A8501	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Rev	B
				Date	Friday, May 18, 2012
				Sheet	28 of 59

HDD POWER Conn




HDD





12/6 Change footprint of JWAFF1 from SP02000AO00 to SP02000EB00

Layout Note: Place C918/C919/C920/C921 close to JWAFF1

SATA HDD Conn.



ODD POWER Conn




12/6 Change footprint of JWAFF1 from SP02000AO00 to SP02000EB00

10/28 Add C928/C929



Layout Note: Place C928/C929 close to JWAFF2

ODD






SATA ODD Conn.



MINI SSD Conn.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A8501
Date: Friday, May 18, 2012				Rev B
Sheet 30 of 59				



Security Classification	Compal Secret Data			Title	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	SCHEMATIC,MB A8501	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev B
Date		Friday, May 18, 2012		Sheet	31 of 59


Compal Electronics, Inc.

SCHEMATIC,MB A8501


4019HO

Friday, May 18, 2012


Sheet 31 of 59





Power (Decoupling Cap.)





C625, C610, C617, C626, C621, C604 close to Pin 12,27,39,42,47,48, respectively




C615, C614, C622, C620, C616, C611, C624 close to pin 3,6,9,13,29,41,45, respectively



Layout Note: L60 must be within 200mil to Pin36, C589 & C299 must be within 200mil to L60




Crystal




Security Classification		Compal Secret Data		Title	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A8501	
Revision				Document Number	Rev B
Date				4019HO	
Friday, May 18, 2012				Sheet 32 of 59	


Mini Card Slot 1---TV tuner Current: 3.3 : 2750mA, 1.5: 500mA




Mini Card Slot 1--- WLAN Current: 3.3 : 800mA,




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title		SCHEMATIC,MB A8501		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc #	Document Number	Rev B		
				4019HO				
				Date: Friday, May 18, 2012		Sheet 33 of 59		









10/22 Change U56 from SA00001ZW00 to SA00004IS00




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Date	Friday, May 18, 2012
				Sheet	35 of 59

Vo=0.8 (1+R606/R607)
Output:4.8V
Max I:7.5A



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB A8501
Document Number				Rev B
4019HO				
Date: Friday, May 18, 2012				Sheet 36 of 59





Net Name	PCH_PWR0K	PECI	EC_VDD	SPI ROM	Debug Conn.
@KB930	Pin104 R4948	Pin74 R4930	Pin111 R4946	R5001 R5003 R4916 R4919 U15 R5002 R5004 R4917 C5001	
@KB9012	Pin32 R4966	Pin118 R4944	Pin111 R4947		R5007 R5008 R5009 R5010








Security Classification	Compal Secret Data		
Issued Date	2011/09/12	Deciphered Date	2012/09/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DEPARTMENT OR DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title		
SCHEMATIC,MB A8501		
Part Size	Document Number	Rev B
Custom	4019HO	
Date:	Friday, May 19, 2012	Sheet 27 of 50





EC DEBUG CONNECTOR







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev	
				Customer	4019HO	B
				Date:	Friday, May 18, 2012	Sheet 38 of 59



10/25 Change symbol and footprint of D29 from SC300000100 to SC300000000(ESD request)




10/25 Change symbol and footprint of D30 from SC300000100 to SC300000000(ESD request)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB A8501
Document Number				Rev B
4019HO				
Date: Friday, May 18, 2012				Sheet 39 of 59


Power switch board





Power Button












SENSOR BOTTOM



LED board conn.








Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, MB A8501	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	
				Customer	4019HO
				Date:	Friday, May 18, 2012
				Sheet	41 of 59



Compal Electronics, Inc.			
Title		SCHEMATIC, MB A8501	
Doc F R S	Document Number Custom	4019HO	Rev B
Date:	Friday, May 18, 2012	Sheet	42 of 59

PH1 under CPU botten side :

CPU thermal protection at 92 degree C
Recovery at 57 degree C




FOR EC suspend

VFB=0.6V


$V_o = VFB * (1 + PR7/PR9) = 3.318 V$

$I_{peak} = 0.926A$, $I_{max} = 0.7 * 0.755 = 0.648A$

Current limit >4A





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev B
Doc Number	4019H0	Sheet	43	of	59
Date	Friday, May 18, 2012				




Cap. ESR=17m
Rds(ON) :Max=15m-ohm
Typ=12m-ohm
Ipeak=3.971A
Imax=2.78A
Iocp=4.765A
fsw=375kHz
Delta I={ (Vin-Vo)/L }*{ (Vo/Vin)*T }=1.357A
Vripple=1.357*17m=23mV
Iocp(set)>4.93A
Vo=2(1+Rt/Rb)=3.337 V
Rt=13.7K, Rb=20.5K
Cap.:LELON
Choke:TOKO 7*7*3
MOS:FAIRCHILD
IC:RICHTEK
Bead:
Diode: PANJIT

Cap. ESR=17m
Rds(ON) :Max=6.8m-ohm
Min=5.5m-ohm
Ipeak=10.14A
Imax=7.1A
Iocp=12.17A
fsw=300kHz
Delta I={ (Vin-Vo)/L }*{ (Vo/Vin)*T }=4.419A
Vripple=2.068*17m=75.126mV
Iocp(set)>12.2A
Vo=2(1+Rt/Rb)=5V
Cap.:LELON
Choke:Maglayers 7*7*3
MOS:FAIRCHILD


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/09/12		Deciphered Date		2012/09/12		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC,MB A8501					
								Size		Document Number		Rev	
								Custom		4019HO		B	
								Date:		Friday, May 18, 2012		Sheet 44 of 59	







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB A8501
Document Number				Rev
4019HO				B
Date: Friday, May 18, 2012				Sheet 45 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Date:	Friday, May 18, 2012
				Sheet	48 of 59













Layout location near EC pin
H- 100W@ (PR192)
L- 65W@ (PR193)

Security Classification		Compal Secret Data		Title	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	SCHEMATIC, MB A8501	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE EXPRESS AUTHORIZATION BY COMPAL ELECTRONICS, INC. ANY INFORMATION CONTAINED HEREON IS UNCLASSIFIED AND MAY BE USED OR BY DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No.	Rev
				Customer	8
				40190A	
				Date: Friday, May 18, 2012	Sheet 52 of 99



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB A8501
Document Number				Rev B
4019HO				
Date: Friday, May 18, 2012				Sheet 53 of 59

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2011/9/21	P50	Change P988 to 10k ohm	Modify VGA_CORE VID setting value
2	2011/9/22	P47/P50	Change EN pin netname to GPU_PWB_EN	For HW request
3	2011/9/27	P50	Change FL14 connection to pin 1 and pin 4	For Layout
4	2011/9/28	P52	Change PC133 PIN2 to LX_CPU4	Modify PU16 bootstrap circuit
	2011/9/28	P49/P49/P50	Change +1.2ALMP/+VDRAM_1.SVSP/+VGA_CORE input to +CPU_12V2	For layout easily
5	2011/9/28	P50/P52	Change PC90/91/92/93/126/127/129/130/142/143/145/146/158/159/164/172/173 PN from SE14210M6LO to SE00000QK00	For Cost saving
6	2011/9/28	P50/P46	Change FL13/PL7 PN to SM01000C000	For Cost saving
		P51	Net name:+CPU_12V2	
		P50	Remove PC90	For Layout
7	2011/9/28	P43/P46	remove P89/P91/PC9/P21/P847/P21/PC35/P411	For Layout space
8	2011/9/29	P49	change PC87 to 330u/4.2n	For Layout space
9	2011/10/03	P52	change PR146 PIN1 connect to PR148	IR FAE suggest
10	2011/10/03		change PC25,PC33,PC36,PC41,PC56,PC58,PC64, PC77 to SE107475M80	For Cost saving
11	2011/10/04	P50	add PQ40	co-lay VGA
12	2011/10/04	P52	Modify PU14 and PU16 footprint form QFN10_3*3 to SDFN10_3*3	Modify to correct footprint
13	2011/10/05	P50	Connect FL14 Pin2 to Pin1 & Pin3 to Pin4	For Layout shape
14	2011/10/11	P51	Modify P897,98,149,150 connection	
			Add short pad PR180	IR FAE suggest
15	2011/10/11	P51	Change P92,P93,P94 to RL200001000	For Cost saving
			Change PR146 to 500 ohm	OTP Tuner
16	2011/10/12	P49/P49/P50	Change +1.2ALMP/+VDRAM_1.SVSP/+VGA_CORE input to +12V2	For layout easily
		P51	Update PU13 (1R3545) part number	New part number released
17	2011/10/12	P51	Update P146 to 499 ohm	old part x code
18	2011/10/14	P44/P46/P48/P49	Remove PC46/PC48 Change PC21/PC23/PC47/PC70/PC82 bom structure to "g" Change PC21/PC24/PC45/PC69/PC83 PN to SE00000QK00	For C38 request
19	2011/10/14	P43	add PC46/PC55/PC68	For RED request
			add P89/P847/P852/PR181	For C38 request
20	2011/10/14	P51	Change PC122 PN to SE026474X80	For JKE request
21	2011/10/17	P52	add PR182/PR183/PR184/PR185/PR186/PR187	For BKM request
22	2011/10/18	P52	change PR182/PR183/PR184/PR185/PR186/PR187 to 0805 size	For C38 request
23	2011/10/18	P52	Midify PU14,15,PU16,17 Enable Signal	Modify enable signal error
24	2011/10/25	P44	Remove PR26 in BOM	Modify PU1 PG signal
25	2011/11/09	P46	Change P89 net name from +V_5V to +5VSB	
		P47	Change PC58 net name from +V_5V to +5VSB	
		P51	Change PC58 net name from +V_3.3V to +3VSB	Design change
			add BOM Structure "g" at PR105 and PR106	
26	2011/11/14	P51	change PR105 and PR106 to 0805 size	
		P53	remove POSCAP PC184 and PC212 add BOM structure "500M" to PC137 add BOM structure "g" to PC181 and remove "g" from PC183 add PC242, PC243, PC244, PC245, PC246,PC247 add PC242, PC243, PC212, PC241,PC248,PC249 with BOM Structure"8" add BOM structure "g" to PC208	Design change
27	2011/11/16	P50	add BOM structure "018" to P888,P890,P893, PC221-PC240	BOM control
28	2011/11/17	P43, P48	change PN from SE00000H610 to SE00000QK80 of PQ1,PQ15,PQ16	Material shortage
29	2011/11/18	P55	change P893 to 27K, and P888 to 20K	Design change
30	2011/11/18	P48	change P847.2 net name from "+V_5V" to "+5VSB"	Design change
31	2011/11/23	P48	Add BOM Structure "100M" in PR116, PR117, PR118, PR122 and PC113	cost down
32	2011/11/24	P51	Add PR188 with BOM structure "65M"	
		P52	Add PR189 with BOM structure "g"	Design change
33	2011/11/28	P50	change P888 to 10K and P893 to 40.2K	
		P53	remove BOM Structure"8" of PC248	Design change
34	2011/11/29	P50	change PR107,PR112,PR116,PR124,PR128,PR133==1.58K change PR109,PR114,PR118,PR126,PR130,PR137==1.27K change PC109, PC110, PC111, PC115,PR117,PR133==0.470 (XTR) PR141=-2.03K PR133=-1.78K PR145=-1.82K	Design change
		P48,P49	change P857, P871 to 2R2	
35	2011/12/01	P51	add PR191=4.7K add PR190=49.9-ohm add P20 add PR188	
36	2011/12/7	P50	Change P886,P888,P890,P893 resistor value	Change VGA_CORE VID
		P43	remove BOM Structure"8" of PC46	For EMC request
37	2011/12/13	P51	Add PU13 BOM Structure "65M" for SA000051200 Add PU13 BOM Structure"100M" for SA000058P00	Part Number divided
38	2012/1/31	P43	PU2 change to SA000038000 (SV8033)	Design change
		P50	PR139,PR145 change to 1.96K	Loadline finetune
		P47	PC59=0.10U , P848=160K , PR50=270K	Design change
39	2012/2/1	P43	PU2 change to SA00004CY10 (RT8041) Add PU19	Design change Design change



APU Llano FM2			
+CPU_CORE_NB	VDDNB	32500mA	
+CPU_CORE	VDD	75000mA	
+1.2VS	VDDP	3500mA	
+1.5V	VDDIO	5500mA	
+2.5VS	VDDA	750mA	


RAM DDRIII SODIMM X 4			
1.5V	VDD_MEM 14A		
0.75V	VTT_MEM 0.4A		


VGA Robson			
+VGA_CORE	VDDC+VDDCI	12.9A	
+3VGS	VDDR3	60mA	
+1.5VGS	VDDR1	1.2A	
+1.0VGS	DP10_A	VDD10	110mA
	DP10_E	VDD10	120mA
	SPV10		100mA
	DP11_VDDC		125mA
	PCIE_VDDC		2.0A
+1.8VGS	VDD_CT		17mA
	DP11_A	PVDD	20mA
	DP10_A	VDD18	130mA
	DP10_E	VDD18	200mA
	SPV18		50mA
	MPV18		75mA
	DP11_PVDD		75mA
	PCIE_PVDD		40mA
	PCIE_VDDR		409mA
	TSVDD		5mA
	VDDR4		170mA
	AVDD		70mA
	VDD1DI		45mA
	VDD2DI		50mA
	AZVDDQ		1.5mA

VRAM 1GB *8 64Mx16 (H5GQ1H24AFR-T2L)	
1.5V	13.84 A

FCH HUDSON-D2/D3			
+3VS	VDDIO_33	PCIGP	102mA
	VDDPL_33	SATA	12mA
	VDDPL_33	PCIE	11mA
	VDDPL_33	SYS	47mA
	VDDIO_AZ	S	26mA
	VDDXL_33	S	5mA
+1.1VS	VDDAN_11	SATA	1337mA
	VDDAN_11	PCIE	1088mA
	VDDCR_11		1414mA
	VDDAN_11	CLK	340mA
+3VALW	VDDIO_33	S	59mA
	VDDAN_33	HMM	12mA
	VDDAN_33	USB	470mA
	VDDPL_33	SSUSB	11mA
	VDDPL_33	USB	14mA
+1.1VALW	VDDCR_11	USB	42mA
	VDDCR_11	S	272mA
	VDDAN_11	USB	140mA
	VDDAN_11	SSUSB	S282mA
	VDDCR_11	SSUSB	S424mA
	VDDPL_11	SYS	70mA
+RTCVCC	VDDBT_RTC	G	


MODEL NAME: *QLA13 Power Sequence Block Diagram (Discrete)*
PCB NAME: *LA8501P*
REVISION: *0.1*
DATE: *2010/10/26*





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Rev	B
				Date:	Friday, May 18, 2012
				Sheet	57 of 59

Clock and Reset Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019HO
				Date	Friday, May 18, 2012
				Sheet	58 of 59
				Rev	B

HW schematic change list

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	01/20	P15	R1764 change to 1M	BOM ERROR
2	01/20	P18	R1737,R1738 BOM change to @	BOM ERROR
3	01/20	P29	Add R1803	For HDMI Votage
4	01/20	P40	C612 change to 0805	For DFX
5	01/20	P40	JBT1 change to 8 pin ACES_87212-08G0L	For ASSY to move location
6	01/20	P31	Remove R525,C681 & R524,C681	For EMI
7	01/28	P42	H2,H4 change to 4P0	For ME
8	01/28	P42	Add 10u C1908,C1909 for +V_5V	For ESD
9	01/28	P39	Add 1u C1906,C1907 for +V_3.3V&+USB_VCCA	For ESD
10	01/28	P29	Add C1910,C1911 for +V_3.3V	For HDMI IN Re-driver
11	01/28	P29	Remove ESD DIODE D12,D13,D16,D18	For HDMI IN Re-driver
12	01/29	P05	Remove HDT1	For ESD
13	01/29	P31	Remove Q102,Q120	For EMI
14	02/01	P41 P39 P29 P37 P40 P16	Add C1916 0.1u on SENSE_BD +3VSB Add C1914 0.1u on S3USB_ON Add C1912 0.1u on IO Conn. +3VALW Add C1913 0.1u on MUTE_CODECD Add C1915 0.1u on BT_RESET Change C247 2.2u to 10u	For ESD
16	02/24	P33 P39 P40	Add RC on external& internal USB D-	AMD Errata 40
17	03/16	P37	Add PWR_65W#100W GPIO	
18	03/19	P28	Add PANEL_C_2	
19	04/16	P41	Del SW1	
20	05/04	P29	Add D10/D11 for ESD	
21				
22				
23				

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	SCHEMATIC,MB A8501
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019HO	Rev B
Date: Friday, May 18, 2012				Sheet	59 of 59